

AM64x GENERAL PURPOSE EVM BOARD

TMD564GPEVM

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	BLOCK DIAGRAM AM64x EVM BOARD
04	BLOCK DIAGRAM - XDS110
05	POWER FLOW DIAGRAM
06	POWER SEQUENCE
07	GPIO MAPPING TABLE
08	I2C TREE
09	SOC POWER
10	SOC POWER CAPS
11	SOC VSS
12	DDR INTERFACE
13	eMMC FLASH AND SDCARD INTERFACE
14	OSPI FLASH
15	EEPROM,PRESENCE DETECTION & TEMP SENSOR
16	CPSW RGMII_1 ETHERNET PHY
17	ICSSG RGMII_2 ETHERNET PHY
18	ICSSG RGMII_1 ETHERNET PHY
19	TEST AUTOMATION
20	BOOT MODE BUFFER & SWITCHES
21	CURRENT MONITORING DEVICES
22	XDS110 DEBUGGER
23	JTAG BUFFER
24	MIPI 60 PIN CONNECTOR
25	USB 2.0 INTERFACE
26	FT4232 UART TO USB BRIDGE
27	HSE BOARD CONNECTOR
28	GPIC & FSI CONNECTOR
29	CAN & DISPLAY INTERFACE
30	PCIE INTERFACE
31	ETHERNET PHY CLOCK GENERATOR
32	ETHERNET LEDs
33	IO EXPANDER & TEST HEADER
34	MCU GENERAL&SAFETY CONNECTOR

PAGE	CONTENTS
35	DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR
36	MAIN INPUT 12V DC
37	DUAL & PRE_REG POWER SUPPLY
38	SoC POWER SUPPLY
39	PERIPHERAL POWER SUPPLY
40	HARDWARE SCHEMATICS

REV	E2
VER	1.05

Designed for TI by Mistral Solutions Pvt Ltd



Title TABLE OF CONTENTS

Size	Variant Name = PROC101E2 TMD564GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 1 of 40

REVISION HISTORY

VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	REVIEWED BY	APPROVED BY
1.0	10th AUGUST 2020	Drafted from "PROC101E1_SCH" document.	Mistral Design Team	AJIT MB	AJIT MB
1.01	11th AUGUST 2020	Power Sequence changed as Per power down sequence mentioned in AM64x Data manual	Mistral Design Team	AJIT MB	AJIT MB
1.02	13th AUGUST 2020	1.U74 Monitoring changed from 12V to 5V 2. U103 OR gate and U104 AND gate added to ensure the power down sequence is followed as mentioned in the data manual 3.R260,R266 values changed to monitor 5V 4.U35 changed to 3 input AND gate 5.Q20 added to provide MCU_PORz to SD enable 6.R131 changed from 100k to 10k resistor 7.C486 , 10uF added to U25 regulator output VCC_CORE 8.R539,R284,R293 removed 9.Inductor Values, Current Sense Resistor Value & compensation circuit changed in LMS140 section	Mistral Design Team	AJIT MB	AJIT MB
1.03	14th AUGUST 2020	1.Added series resistor option for OSPI_LBCLK0 to connect to DS of OSPI Memory 2. Added LPF filters for SoC_I2C0_SCL, SoC_I2C0_SDA, MCU_I2C0_SCL, SoC_I2C0_SDA and PRG1_RGMII_INTn signals 3. Changed C70 470uF capacitor to Electrolytic Polymer CAP 4. Added series resistors R577 to R589 to EN pins of all Power IC's 5. Deleted Net Name CAP_VDDSHV_MMC1 6. Changed Net SoC_PORz to PORz 7. R314 Pull-up changed from VCC3V3_PREREG to VCC_3V3_SYS 8. U72 input voltage changed from VCC_3V3_SYS to VCC3V3_PREREG 9. TEST_LED1 is connected to IO Expander pin P20	Mistral Design Team	AJIT MB	AJIT MB
1.04	2nd SEPTEMBER 2020	1.Enable for U100 changed from VIN_MON_PORz_3V3_PG to VCC3V3_SYS_PG 2.Voltage divider provided to monitor VMAIN and VCC_SV0 for VDDA_SYS_MON 3.Net name VDDA_MCU_ADC changed to VDDA_ADC 4. Series Resistors R592 & R601 for OSPI_DQS Removed 5. Resistors RA6, R391 & R392 made DNI	Mistral Design Team	AJIT MB	AJIT MB


Designed for TI by Mistral Solutions Pvt Ltd



Title REVISION HISTORY

Size	Variant Name = PROC101E2 TMD584GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 2 of 40

BLOCK DIAGRAM_AM64x_EVM



Designed for TI by Mistral Solutions Pvt Ltd




Title	BLOCK DIAGRAM_CP BOARD
-------	------------------------

Size	Variant Name = PROC101E2 TMD564GPEVM
C	

Date:	Thursday, January 28, 2021	Sheet	3	of	40
-------	----------------------------	-------	---	----	----

BLOCK DIAGRAM_XDS110




Designed for TI by Mistral Solutions Pvt Ltd



Title BLOCK DIAGRAM_XDS110

Size	Variant Name = PROC101E2 TMD584GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 4 of 40

POWER FLOW DIAGRAM



CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD CORE	0.85 VDDR CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD CORE	0.85 VDDR CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD CORE & OTHERS	0.85 VDDR CORE	R1 & R4 INSTALLED
0.85 VDD CORE,VDDR CORE&OTHERS	NONE	R1 & R3 INSTALLED


Designed for TI by Mistral Solutions Pvt Ltd



Title	POWER FLOW DIAGRAM
-------	--------------------

Size	Variant Name = PROC101E2 TMS64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 5 of 40

POWER SEQUENCE



Designed for TI by Mistral Solutions Pvt Ltd



Title POWER SEQUENCE

Size Variant Name = PROC101E2 TMD564GPEVM

Date: Thursday, January 28, 2021

Sheet 6 of 40

Rev E2

GPIO MAPPING TABLE

S.NO	GPIO DESCRIPTION	GPIO NETNAME	REQUIRED ON	FUNCTIONALITY	GPIO USED	SoC Muxed Signal Name	DIRECTION WITH RESPECT TO CONTROL	DEFAULT STATE	ACTIVE STATE
1	EMMC RESET Control GPIO	GPIO_eMMC_RSTn	GP EVM	Reset	IO EXPANDER- P00		OUTPUT	HIGH	LOW
2	OSPI RESET Control GPIO	GPIO_OSPI_RSTn	GP EVM	Reset	GPIO013	OSPI_CS2	OUTPUT	HIGH	LOW
3	CPSW RGMII1 RESET Control GPIO	GPIO_CPSW1_RST	GP EVM	Reset	IO EXPANDER- P02		OUTPUT	HIGH	LOW
4	PRG1 RGMII1 Ethernet PHY RESET Control GPIO	GPIO_RGMII1_RST	GP EVM	Reset	IO EXPANDER- P03		OUTPUT	HIGH	LOW
5	PRG1 RGMII2 Ethernet PHY RESET Control GPIO	GPIO_RGMII2_RST	GP EVM	Reset	IO EXPANDER- P04		OUTPUT	HIGH	LOW
6	PRG1 RGMII1 Ethernet PHY Link Detection GPIO	PRG1_ETH1_LED_LINK	GP EVM	Link Detection	PRG1_PRU0_GPO8		INPUT	LOW	HIGH
7	PRG1 RGMII2 Ethernet PHY Link Detection GPIO	PRG1_ETH2_LED_LINK	GP EVM	Link Detection	PRG1_PRU1_GPO8		INPUT	LOW	HIGH
8	CPSW Ethernet PHY Interrupt	CPSW_RGMII_INTn	GP EVM	Interrupt	Connected to PRG1_RGMII_INT via OE res		INPUT	HIGH	LOW
9	PRG1 Ethernet PHY 1Interrupt	PRG1_RGMII_INT	GP EVM	Interrupt	GPIO1_70	EXTINTn	INPUT	HIGH	LOW
10	PRG1 Ethernet PHY 2Interrupt			Interrupt			INPUT	HIGH	LOW
11	PCIe RESET Control GPIO	GPIO_PcIe_RST_OUT	GP EVM	Reset	IO EXPANDER- P05		OUTPUT	LOW	HIGH
12	SD card load switch enable control	MMC1_SD_EN	GP EVM	Load SW Enable	IO EXPANDER- P06		OUTPUT	HIGH	LOW
13	One GPIO is required to control the Mux select between HSE and FSI Connector	FSI_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P07		OUTPUT	PREFERABLE	PREFERABLE
14	One GPIO is required to enable Standby mode in CAN transceiver	MCAN0_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P10		OUTPUT	LOW	HIGH
15	One GPIO is required to enable Standby mode in CAN transceiver	MCAN1_STB_3V3	GP EVM	Standby mode selection	IO EXPANDER- P11		OUTPUT	LOW	HIGH
16	One GPIO is required to control the Mux select between HSE and Ethernet PHY	CPSW_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P12		OUTPUT	PREFERABLE	PREFERABLE
17	MDC/MDIO FET Switch Select for Mux	CPSW_FET2_SEL	GP EVM	Mux Selection	IO EXPANDER- P13		OUTPUT	PREFERABLE	PREFERABLE
18	MDC/MDIO FET Switch Select for Mux	PRG1_RGMII2_FET_SEL	GP EVM	Mux Selection	IO EXPANDER- P14		OUTPUT	PREFERABLE	PREFERABLE
19	VTT 0.6V regulator Enable	VTT_EN	GP EVM	VTT 0.6V regulator Enable	GPIO0_12	OSPI0_CSn1	OUTPUT	LOW	HIGH
20	TEST GPIO1 from Test Automation Connector/ GPIO for GP board push button	TEST GPIO1/GPIO1_43	GP EVM	GPIO for communications with AM64x	GPIO1_43	SPI0_CS1	INPUT	HIGH	LOW
21	TEST GPIO2 from Test Automation Connector	TEST GPIO2	GP EVM	GPIO for communications with AM64x	IO EXPANDER- P15		INPUT	HIGH	LOW
22	OLED Display RESET GPIO	GPIO_OLED_RESETn	GP EVM	Reset	IO EXPANDER- P16		OUTPUT	LOW	HIGH
23	IO Expander Interrupt	IO_EXP_INTn	GP EVM	Interrupt	GPIO1_78	MMC1_SDWP	INPUT	HIGH	LOW
24	VPP 1.8V regulator Enable	VPP_LDO_EN	GP EVM	VPP 01.8V regulator Enable	IO EXPANDER- P17		OUTPUT	LOW	HIGH
25	One GPIO is required to control the Mux select between HSE and CAN Interface	CAN_MUX_SEL	GP EVM	Mux Selection	IO EXPANDER- P01		OUTPUT	LOW	HIGH
26	User LED	TEST_LED1	GP EVM	Test	IO EXPANDER- P20		OUTPUT	LOW	HIGH
27	User LED	TEST_LED2	GP EVM	Test	MCU_SPI1_CS0	MCU_GPIO0_5	OUTPUT	LOW	HIGH


Designed for TI by Mistral Solutions Pvt Ltd



Title GPIO_MAPPING TABLE

Size	Variant Name = PROC101E2 TMD584GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 7 of 40

I2C TREE






Designed for TI by Mistral Solutions Pvt Ltd









Title		I2C TREE	
Size			Rev
C	Variant Name = PROC101E2 TMD564GPEVM		E2
Date:	Thursday, January 28, 2021	Sheet	8 of 40


SoC POWER




1.8V Analog SUPPLY



1.8V Analog SUPPLY



CORE SUPPLY



CORE SUPPLY	ARRAY CORE SUPPLY	STEERING RESISTORS
0.75 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE	0.85 VDDR_CORE&OTHERS	R2 & R4 INSTALLED
0.8 VDD_CORE & OTHERS	0.85 VDDR_CORE	R1 & R4 INSTALLED
0.85 VDD_CORE,VDDR_CORE&OTHERS	NONE	R1 & R3 INSTALLED

Designed for TI by Mistral Solutions Pvt Ltd




Title	SOC POWER
-------	-----------

Size	
------	--


C	Variant Name = PROC101E2 TMD564GPEVM	E2
---	--------------------------------------	----

Date:	Thursday, January 28, 2021	Sheet	9	of	40
-------	----------------------------	-------	---	----	----


SoC POWER Decaps







Place one 0.1uF cap near each Pin




To place after current sense resistor on VDD_CORE plane



Place one 0.1uF cap near each Pin





VDD ARRAY CORE




Place one 0.1uF cap near each Pin



VDDA_3P3_SDIO



Place one 0.1uF cap near each Pin



Core & Array Core Supply Kelvin Sensing



Designed for TI by Mistral Solutions Pvt Ltd



Title SOC POWER CAPS


Size Variant Name = PROC101E2 TMS64GPEVM

Date: Thursday, January 28, 2021

Rev E2

Sheet 10 of 40

SoC POWER - VSS



Designed for TI by Mistral Solutions Pvt Ltd



Title		SOC VSS	
Size	Variant Name = PROC101E2 TMD564GPEVM		Rev
C			E2
Date:	Thursday, January 28, 2021	Sheet	11 of 40

The diagram illustrates the SoC DDR INTERFACE, showing the connection between a SoC (U23G) and a DDR4 memory module (AM6442ALV). The SoC pins are connected to the memory module pins via a series of jumpers and resistors.

SoC Pins (U23G):

- DDR_A0, DDR_A1, DDR_A2, DDR_A3, DDR_A4, DDR_A5, DDR_A6, DDR_A7, DDR_A8, DDR_A9, DDR_A10, DDR_A11, DDR_A12, DDR_A13, DDR_BA0, DDR_BA1, DDR_BG0, DDR_CLKP, DDR_CLKN, DDR_CKE, DDR_CS0, DDR_CS1, DDR_ODT, DDR_ACTn, DDR_ALERTn, DDR_A15_CAS, DDR_PARITY, DDR_A16_RAS, DDR_RESET#, DDR_A14_WEh

Memory Module Pins (AM6442ALV):

- DDR_LDM, DDR_UDM, DDR_DQ0, DDR_DQ5, DDR_DQ4, DDR_DQ3, DDR_DQ8, DDR_DQ2, DDR_DQ7, DDR_DQ1, DDR_DQ6, DDR_DQ10, DDR_DQ11, DDR_DQ12, DDR_DQ13, DDR_DQ14, DDR_DQ15, DDR_LDQS_P, DDR_LDQS_N, DDR_UDQS_P, DDR_UDQS_N, DDR_DQS0_N, DDR_CS0_N, DDR_CS1_N, DDR_ODT0, DDR_ODT1, DDR_ACT_N, DDR_ALERT_N, DDR_CAL0, DDR_CAS_N, DDR_PAR, DDR_RAS_N, DDR_RESET0_N, DDR_WE_N

Connections:

- DDR_A0 to DDR_LDM
- DDR_A1 to DDR_UDM
- DDR_A2 to DDR_DQ0
- DDR_A3 to DDR_DQ5
- DDR_A4 to DDR_DQ4
- DDR_A5 to DDR_DQ3
- DDR_A6 to DDR_DQ8
- DDR_A7 to DDR_DQ2
- DDR_A8 to DDR_DQ7
- DDR_A9 to DDR_DQ1
- DDR_A10 to DDR_DQ6
- DDR_A11 to DDR_DQ10
- DDR_A12 to DDR_DQ11
- DDR_A13 to DDR_DQ12
- DDR_BA0 to DDR_DQ13
- DDR_BA1 to DDR_DQ14
- DDR_BG0 to DDR_DQ15
- DDR_CLKP to DDR_LDQS_P
- DDR_CLKN to DDR_LDQS_N
- DDR_CKE to DDR_UDQS_P
- DDR_CS0 to DDR_UDQS_N
- DDR_CS1 to DDR_DQS0_N
- DDR_ODT to DDR_CS0_N
- DDR_ODT to DDR_CS1_N
- DDR_ACTn to DDR_ODT0
- DDR_ALERTn to DDR_ODT1
- DDR_A15_CAS to DDR_ACT_N
- DDR_PARITY to DDR_ALERT_N
- DDR_A16_RAS to DDR_CAL0
- DDR_RESET# to DDR_CAS_N
- DDR_A14_WEh to DDR_PAR

Resistors:

- R67: 2.2K, connected to VDD_DDR4 and DDR_RESET#
- R66: DNI, connected to VDD_DDR4 and DDR_RESET#
- R320: 240E 1%, connected to DGND and DDR_RESET#

Power and Ground:

- VDD_DDR4: Power supply for the DDR4 memory.
- DGND: Ground reference for the DDR4 memory.

Notes:

- DDR DQ Lines Swapped With Data Byte

DDR4 DEVICE

The diagram illustrates the electrical connections for a DDR4 device. It includes a detailed pinout table on the left, a top view of the device with pin locations, and three detailed views of the power planes (VDD_DDR4, VDD_VREFCA, and VDD_DDR4) showing decoupling capacitor placement and values.

Pinout Table

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
DDR_A0	P3	DDR_D0	G2	DDR_D00	F7	DDR_D01	F8
DDR_A1	P7	DDR_D1	D01	DDR_D02	H3	DDR_D03	H4
DDR_A2	N3	DDR_D2	DQ2	DDR_D04	H2	DDR_D05	H8
DDR_A3	N7	DDR_D3	DQ3	DDR_D06	J3	DDR_D07	J7
DDR_A4	N3	DDR_D4	DQ4	DDR_D08	J8	DDR_D09	J9
DDR_A5	P2	DDR_D5	DQ5	DDR_D10	A3	DDR_D11	A7
DDR_A6	P5	DDR_D6	DQ6	DDR_D12	C3	DDR_D13	C7
DDR_A7	R8	DDR_D7	DQ7	DDR_D14	D3	DDR_D15	D7
DDR_A8	R5	DDR_D8	DQ8	DDR_UDQS_P	B7	DDR_UDQS_N	A7
DDR_A9	R7	DDR_D9	DQ9	DDR_LDQS_P	G3	DDR_LDQS_N	F3
DDR_A10	M3	DDR_D10	DQ10	DDR_LDM	E7	DDR_LDM	E7
DDR_A11	T2	DDR_D11	DQ11	DDR_ALERTn	P9	DDR_ALERTn	P9
DDR_A12	M7	DDR_D12	DQ12				
DDR_A13	T8	DDR_D13	DQ13				
DDR_A14 WeN	L2	DDR_D14	DQ14				
DDR_A15 CAS	M8	DDR_D15	DQ15				
DDR_A16 RAS	L8						
DDR_BA0	N6						
DDR_BA1	N8						
DDR_BG0	M2						
DDR_CLKP	K7						
DDR_CLKN	K8						
DDR_CKE	K2						
DDR_ODT	K3						
DDR_PARITY	T3						
DDR_TEN	N0						
DDR_CSn	L7						
DDR_Actn	L3						
DDR_Reset#	P1						

Power Plane Connections

The power plane connections are detailed in the top right corner of the diagram. They show the connection of VDD_DDR4, VDD_VREFCA, and VDD_DDR4 to the device pins. The connections include decoupling capacitors (C270, C271, C272, C273, C274, C275, C276, C277, C278, C279, C280, C281, C282, C283, C284, C285, C286, C287, C288, C289, C290, C291, C292, C293, C294, C295, C296, C297, C298, C299, C300, C301, C302, C303, C304, C305, C306, C307, C308, C309, C310, C311, C312, C313, C314, C315, C316, C317, C318, C319, C320, C321, C322, C323, C324, C325, C326, C327, C328, C329, C330, C331, C332, C333, C334, C335, C336, C337, C338, C339, C340, C341, C342, C343, C344, C345, C346, C347, C348, C349, C350, C351, C352, C353, C354, C355, C356, C357, C358, C359, C360, C361, C362, C363, C364, C365, C366, C367, C368, C369, C370, C371, C372, C373, C374, C375, C376, C377, C378, C379, C380, C381, C382, C383, C384, C385, C386, C387, C388, C389, C390, C391, C392, C393, C394, C395, C396, C397, C398, C399, C400, C401, C402, C403, C404, C405, C406, C407, C408, C409, C410, C411, C412, C413, C414, C415, C416, C417, C418, C419, C420, C421, C422, C423, C424, C425, C426, C427, C428, C429, C430, C431, C432, C433, C434, C435, C436, C437, C438, C439, C440, C441, C442, C443, C444, C445, C446, C447, C448, C449, C450, C451, C452, C453, C454, C455, C456, C457, C458, C459, C460, C461, C462, C463, C464, C465, C466, C467, C468, C469, C470, C471, C472, C473, C474, C475, C476, C477, C478, C479, C480, C481, C482, C483, C484, C485, C486, C487, C488, C489, C490, C491, C492, C493, C494, C495, C496, C497, C498, C499, C500, C501, C502, C503, C504, C505, C506, C507, C508, C509, C510, C511, C512, C513, C514, C515, C516, C517, C518, C519, C520, C521, C522, C523, C524, C525, C526, C527, C528, C529, C530, C531, C532, C533, C534, C535, C536, C537, C538, C539, C540, C541, C542, C543, C544, C545, C546, C547, C548, C549, C550, C551, C552, C553, C554, C555, C556, C557, C558, C559, C560, C561, C562, C563, C564, C565, C566, C567, C568, C569, C570, C571, C572, C573, C574, C575, C576, C577, C578, C579, C580, C581, C582, C583, C584, C585, C586, C587, C588, C589, C590, C591, C592, C593, C594, C595, C596, C597, C598, C599, C600, C601, C602, C603, C604, C605, C606, C607, C608, C609, C610, C611, C612, C613, C614, C615, C616, C617, C618, C619, C620, C621, C622, C623, C624, C625, C626, C627, C628, C629, C630, C631, C632, C633, C634, C635, C636, C637, C638, C639, C640, C641, C642, C643, C644, C645, C646, C647, C648, C649, C650, C651, C652, C653, C654, C655, C656, C657, C658, C659, C660, C661, C662, C663, C664, C665, C666, C66

DDR TERMINATION

The schematic diagram illustrates the DDR termination for a TI MSP430F5529 microcontroller connected to a Micron MT46LC16M16 DDR2 memory. The microcontroller pins (R261-R267, R269-R273, R288-R290, R287-R275, R77-R84, R91-R99, R83-R88, R71-R74, R271-R274, R87-R88) are connected to the memory pins (C248, C58, C244, C251, C267, C64, C61, C246, C254, C264, C63, C62, C60, C59) through 39.2E-1% resistors. The microcontroller pins are also connected to VDD_DDR4 and GND through various resistors (R69, R63, R62, R247). The memory pins are connected to VDD_DDR4 and GND through capacitors (C248, C58, C244, C251, C267, C64, C61, C246, C254, C264, C63, C62, C60, C59).



Title		DDR INTERFACE	
Size	Variant Name = PROC101E2 TMS64GPEVM		
C			Rev E2
Date:	Thursday, January 28, 2021	Sheet	12 of 40




TEXAS
INSTRUMENTS






Size	Variant Name = PROC101E2 TMSD64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 12 of 40



eMMC FLASH RESET



SD CARD INTERFACE



Off Page Connections

From 4	33	IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO
To IO Expander	33	GPIO_eMMC_RSTn	GPIO_eMMC_RSTn
	33	MMC1_SD_EN	MMC1_SD_EN


Designed for TI by Mistral Solutions Pvt Ltd



Title eMMC FLASH_SDCARD INTERFACE


Size	Variant Name = PROC101E2 TMD5843PEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 13 of 40

OSPI FLASH




NOTE:
For QSPI Configuration
Remove 0E resistors from the following
1.OSPI_DQ4 to OSPI_DQ7 nets (R432,R441,R442,R443)
2.OSPI_INTn (R158)

SOC OSPI INTERFACE




Place R600 close to the memory to avoid stub




Place R591 close to the ball
with as little trace as possible

To Route DQS to LBCLK0	To Route DQS to SOC's DQS
Mount R591 & R600	Mount R601 & R592
DNI R601 & R592	DNI R591 & R600

USER TEST LED



OSPI FLASH RESET



Off Page Connections



To Level Translator

Page connections

TEST_LED1	TEST_LED1	33
TEST_LED2	TEST_LED2	34
DDR_VTT_EN	DDR_VTT_EN	33




TEMPERATURE SENSOR




SoC_I2C1_SCL TP20_SMD
SoC_I2C1_SDA TP20_SMD

BOARD ID EEPROM



BOARD PRESENCE DETECT CIRCUIT



Off Page Connections

HSE_DETECT	»»» HSE_DETECT	27
SoC_I2C1_SDA	»»» SoC_I2C1_SDA	19,21,29,30,32,33
SoC_I2C1_SCL	»»» SoC_I2C1_SCL	19,21,29,30,32,33
SoC_I2C0_SDA	»»» SoC_I2C0_SDA	27,29,33
SoC_I2C0_SCL	»»» SoC_I2C0_SCL	27,29,33

Designed for TI by Mistral Solutions Pvt Ltd



Title EEPROM, PRESENCE DETECTION & TEMP SENSOR


Size Variant Name = PROC101E2 TMS564GPEVM

Date: Thursday, January 28, 2021 Sheet 15 of 40

Decaps

The diagrams show three decoupling capacitor networks:

- VDD_1V0:** A series of capacitors C51 (0.1uF), C39 (0.1uF), C41 (0.1uF), C36 (0.1uF), C259 (1uF), C253 (1uF), C274 (1uF), C238 (1uF), and C263 (10uF) connected to DGND.
- VCC_3V3_SYS:** A series of capacitors C275 (0.1uF), C44 (0.1uF), C35 (0.1uF), C52 (1uF), C266 (1uF), C237 (1uF), and C281 (10uF) connected to DGND.
- VDD_2V5:** A series of capacitors C38 (0.1uF), C43 (0.1uF), C249 (1uF), C261 (1uF), and C258 (10uF) connected to DGND.

[illegible][illegible]

EN	SEL1	SEL2	FUNCTION
L	X	X	A0 to A11, B0 to B11, and C0 to C11 are Hi-Z
H	L	L	A0 to A5 = B0 to B5 and A6 to A11 = B6 to B11
H	L	H	A0 to A5 = B0 to B5 and A6 to A11 = C6 to C11
H	H	L	A0 to A5 = C0 to C5 and A6 to A11 = B6 to B11
H	H	H	A0 to A5 = C0 to C5 and A6 to A11 = C6 to C11

SEL	EN#	FUNCTION
X	H	DISCONNECT
L	L	A=A0 , B=B0
H	L	A=A1 , B=B1




		Off Page Connections	
From Processor			
27	PRG0_PRUI1_GPO7(CPSW_RGMII1_R0D)	>>	PRG0_PRUI1_GPO7(CPSW_RGMII1_R0D)
27	PRG0_PRUI1_GPO10(CPSW_RGMII1_R0T)	>>	PRG0_PRUI1_GPO10(CPSW_RGMII1_R0T)
27	PRG0_PRUI1_GPO10(CPSW_RGMII1_R0T)	>>	PRG0_PRUI1_GPO10(CPSW_RGMII1_R0T)
27	PRG0_PRUI1_GPO7(CPSW_RGMII1_R0D)	>>	PRG0_PRUI1_GPO7(CPSW_RGMII1_R0D)
27	PRG0_PRUI0_GPO10(CPSW_RGMII1_RX_CTL)	>>	PRG0_PRUI0_GPO10(CPSW_RGMII1_RX_CTL)
27	PRG0_PRUI0_GPO10(CPSW_RGMII1_RXC)	>>	PRG0_PRUI0_GPO10(CPSW_RGMII1_RXC)
From Processor			
27	CPSW_RGMII1_T0D	>>	CPSW_RGMII1_T0D
27	CPSW_RGMII1_T0T	>>	CPSW_RGMII1_T0T
27	CPSW_RGMII1_T0S	>>	CPSW_RGMII1_T0S
27	CPSW_RGMII1_T0T	>>	CPSW_RGMII1_T0T
27	CPSW_RGMII1_TX_CTL	>>	CPSW_RGMII1_TX_CTL
27	CPSW_RGMII1_TXC	>>	CPSW_RGMII1_TXC
		>>	PORZ_OUT
	13,17,18,20,34	>>	PRG1_RGMII_INTN
	17,18,34	>>	PRG1_RGMII_INTN
To ICSSG1 ETH FET SW			
17	CPSW_RGMII1_MDIO	>>	CPSW_RGMII1_MDIO
17	CPSW_RGMII1_MDC	>>	CPSW_RGMII1_MDC
From IO Expander			
16,33	GPI0_CPSW1_RST	>>	GPI0_CPSW1_RST
33	CPSW_FET2_SEL	>>	CPSW_FET2_SEL
33	CPSW_FET1_SEL	>>	CPSW_FET1_SEL
From Clock Buffer			
31	CPSW_RGMII1_ETH1_CLK	>>	CPSW_RGMII1_ETH1_CLK
To HSE Connector			
27	HSE_PRG0_PRUI1_GPO7	>>	HSE_PRG0_PRUI1_GPO7
27	HSE_PRG0_PRUI1_GPO9	>>	HSE_PRG0_PRUI1_GPO9
27	HSE_PRG0_PRUI1_GPO10	>>	HSE_PRG0_PRUI1_GPO10
27	HSE_PRG0_PRUI1_GPO17	>>	HSE_PRG0_PRUI1_GPO17
27	HSE_PRG0_PRUI1_GPO9	>>	HSE_PRG0_PRUI1_GPO9
27	HSE_PRG0_PRUI1_GPO10	>>	HSE_PRG0_PRUI1_GPO10
To HSE Connector			
27	HSE_PRG0_PRUI1_GPO18	>>	HSE_PRG0_PRUI1_GPO18
27	HSE_PRG0_PRUI1_GPO18	>>	HSE_PRG0_PRUI1_GPO18
From Processor			
27	PRG0_PRUI1_GPO18(CPSW_RGMII1_MDIO)	>>	PRG0_PRUI1_GPO18(CPSW_RGMII1_MDIO)
27	PRG0_PRUI1_GPO10(CPSW_RGMII1_MDC)	>>	PRG0_PRUI1_GPO10(CPSW_RGMII1_MDC)




MISTRA

Size			Rev
C	Variant Name = PROC101E2 TMD564GPEVM		E2
Date:	Thursday, January 28, 2021	Sheet	16 of 40

Dual RJ45 CON With Integrated Magnetics




STRAPPING RESISTORS




```
PHY ADDRESS = 00011
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000BaseT/100Base-TX/10Base-Te)
```

PRG1 MDC/MDIO FET SWITCH




TMUX154EDGSR Truth Table



SEL	$\overline{\text{EN}}$	FUNCTION
X	H	Disconnect
L	L	A = A0 B = B0
H	L	A = A1 B = B1



PRG1 ETH2 RESET



PRG1_ETHERNET - 2 SPEED & ACTIVITY LED 's DRIVERS



Off Page Connections

To Processor	16,18,34	PRG1_RGMII_INTn	PRG1_RGMII_INTn
	27	PRG1_RGMII2_RD0	PRG1_RGMII2_RD0
	27	PRG1_RGMII2_RD1	PRG1_RGMII2_RD1
	27	PRG1_RGMII2_RD2	PRG1_RGMII2_RD2
	27	PRG1_RGMII2_RD3	PRG1_RGMII2_RD3
	27	PRG1_RGMII2_RXC	PRG1_RGMII2_RXC
	27	PRG1_RGMII2_RX_CTL	PRG1_RGMII2_RX_CTL
From Processor	27	PRG1_ETH2_LED_LINK	PRG1_ETH2_LED_LINK
	27	PRG1_ETH2_LED_LINK0_RX_ER	PRG1_ETH2_LED_LINK0_RX_ER
	27	PRG1_RGMII2_TD0	PRG1_RGMII2_TD0
	27	PRG1_RGMII2_TD1	PRG1_RGMII2_TD1
	27	PRG1_RGMII2_TD2	PRG1_RGMII2_TD2
	27	PRG1_RGMII2_TXC	PRG1_RGMII2_TXC
	27	PRG1_RGMII2_TX_CTL	PRG1_RGMII2_TX_CTL
From CPSW SW	13,16,18,20,34	PORZ_OUT	PORZ_OUT
	18,27	PRG1_MDIO_MDIO	PRG1_MDIO_MDIO
	18,27	PRG1_MDIO_MDC	PRG1_MDIO_MDC
	16	CPSW_RGMII1_MDIO	CPSW_RGMII1_MDIO
From IO Expander	17,33	GPIO_RGMII2_RST	GPIO_RGMII2_RST
	33	GPIO_RGMII2_FST_FSEL	GPIO_RGMII2_FST_FSEL
From Clock Buffer	31	PRG1_RGMII2_ETH2_CLK	PRG1_RGMII2_ETH2_CLK

Designed for TI by Mistral Solutions Pvt Ltd




Title	ICSSG1 RGMII_2 ETHERNET PHY
-------	-----------------------------



Size	
C	Variant Name = PROC101E2 TMD564GPEVM

Date:	Thursday, January 28, 2021	Sheet	17	of	40
-------	----------------------------	-------	----	----	----

Decaps



```
PHY ADDRESS = 01111
Auto-negotiation, 10/100/1000 advertised, Auto-MDI-X
RGMII to Copper (1000BaseT/100Base-TX/10Base-T)
```



VCC_3v3_SYS

FB14

1 2

DNI

J21A

A1 A2

PRG1_ETH3_D0P

PRG1_ETH3_D0M

A3 A4

PRG1_ETH3_D1P

PRG1_ETH3_D1M

A5 A6

PRG1_ETH3_D2P

PRG1_ETH3_D2M

A7 A8

PRG1_ETH3_D3P

PRG1_ETH3_D3M

A9 A10

VCC_3v3_SYS

R336 220E

PRG1_ETH3_LED3

R313 220E

PRG1_ETH3_LED1

GREEN

YELLOW

CON_R45-28_7499/151120

SH1 SH2 SH3 SH4

C295 1000pF

R304 1M

PRG_EARTH

DONE

[illegible]

Size	
------	--


C	Variant Name = PROC101E2 TMDS64GPEVM
---	--------------------------------------

Date: Thursday, January 28, 2021	Sheet 18 of 40
----------------------------------	----------------

1

TEST AUTOMATION

40-PIN AUTOMATION HEADER



TEST AUTOMATION GPIO MAPPING

SIGNAL NAME	DESCRIPTION	Direction WRT CTRL	Internal/ External PU/PD states
TEST_POWERDOWN	Used to Power down the OVP Circuit	OUTPUT	External Pullup
TEST_PORZn	Used to Reset the SoC PORz	OUTPUT	External Pullup
TEST_WARMRESETn	Used to Reset the SoC Warmreset	OUTPUT	External Pullup
TEST_GPIO1	Used to Generate the interrupt on GPIO0_13_INIn Pin	OUTPUT	External Pullup
TEST_GPIO2	Connected to I/O Expander to Communicate with SoC	OUTPUT	External Pullup
TEST_GPIO3	Used to Enable the BOOTMODE Buffer	OUTPUT	External Pullup
TEST_GPIO4	Used to Reset the Bootmode IO Expander	OUTPUT	External Pullup

Off Page Connections

To Processor	15,21,29,30,32,33	SoC_I2C1_SCL	SoC_I2C1_SCL
	15,21,29,30,32,33	SoC_I2C1_SDA	SoC_I2C1_SDA
To Bootmode Buffer	20	BOOTMODE_I2C_SCL	BOOTMODE_I2C_SCL
	20	BOOTMODE_I2C_SDA	BOOTMODE_I2C_SDA
To Debounce Ckt	35	TEST_PORZn	TEST_PORZn
To High Side SW	37	TEST_POWERDOWN	TEST_POWERDOWN
To Debounce Ckt	35	TEST_WARMRESETn	TEST_WARMRESETn
To Debounce Ckt	33	TEST_GPIO1	TEST_GPIO1
To IO Expander	35	TEST_GPIO2	TEST_GPIO2
To EN Boot Mode Buffer	20	TEST_GPIO3	TEST_GPIO3
To RST Boot Mode Buffer	20	TEST_GPIO4	TEST_GPIO4



Designed for TI by Mistral Solutions Pvt Ltd



Title TEST AUTOMATION

Size	Variant Name = PROC101E2 TMS64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 19 of 40


BOOT MODE BUFFER & SWITCHES



BOOT MODES SUPPORTED

1. OSPI
2. MMC1 - SD CARD
3. MMC0 - eMMC
4. CPSW Ethernet Slave
5. USB Host
6. USB Device
7. UART
8. Ethernet

Off Page Connections



Designed for TI by Mistral Solutions Pvt Ltd




Title BOOT MODE BUFFER & SWITCHES


Size	Variant Name = PROC101E2 TMS34GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 20 of 40

CURRENT MONITORING DEVICES



VDD_CORE




VDDAR_CORE




SoC_DVDD3V3




SoC_DVDD1V8



VDDA_1V8



VDD_DDR4



INA I2C SLAVE ADDRESS		
POWER SOURCE	SUPPLY NET	SLAVE ADDRESS (IN HEX)
VCC_CORE	VDD_CORE	40
VDD_0V85	VDDAR_CORE	41
VCC_3V3_SYS	SoC_DVDD3V3	4C
VCC1V8	SoC_DVDD1V8	4B
VDDA1V8	VDDA_1V8	4E
VCC1V2_DDR	VDD_DDR4	46

Designed for TI by Mistral Solutions Pvt Ltd





Title CURRENT MONITORING DEVICES


Size	Variant Name = PROC101E2 TMS34GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 21 of 40

USB Connector



XDS110 POWER



XDS110 DEBUGGER



This will indicate the unique ID of the Debugger




Designed for TI by Mistral Solutions Pvt Ltd




Title XDS110 DEBUGGER

Size	Variant Name = PROC101E2 TMS54GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 22 of 40


JTAG SoC SECTION



JTAG BUFFER




BUFFER 20 PIN JTAG






JTAG-DIR = H: A -> B
JTAG_DIR = L: B -> A
OE = H: output = Hi-Z

BUFFER XDS110



XDS110_DIR = H: A -> B
XDS110_DIR = L: B -> A
OE = H: output = Hi-Z



Off Page Connections

24	SEL_XDS110_INV	SEL_XDS110_INV
24	JTAG_EMU0	JTAG_EMU0
24	JTAG_EMU1	JTAG_EMU1
22	XDS110_TDI	XDS110_TDI
22	XDS110_TCK	XDS110_TCK
22	XDS110_TMS	XDS110_TMS
22	XDS110_TRST#	XDS110_TRST#
24	JTAG_TDI	JTAG_TDI
24	JTAG_TCK	JTAG_TCK
24	JTAG_TMS	JTAG_TMS
24	JTAG_TRST#	JTAG_TRST#
24	JTAG_TDO	JTAG_TDO
22	XDS110_EMU0	XDS110_EMU0
22	XDS110_EMU1	XDS110_EMU1

From XDS110
Debugger

Designed for TI by Mistral Solutions Pvt Ltd



Title JTAG BUFFER


Size Variant Name = PROC101E2 TMS64GPEVM

Date: Thursday, January 28, 2021


Rev E2

Sheet 23 of 40


MIPI 60 PIN CONNECTOR



JTAG 20 PIN cTI CONNECTOR



JTAG CLOCK BUFFER




Off Page Connections

From JTAG Buffer



From SoC GPMC







Designed for TI by Mistral Solutions Pvt Ltd





Title MIPI 60 PIN CONNECTOR

Size	Rev
C	E2
Date: Thursday, January 28, 2021	Sheet 24 of 40

USB 2.0 INTERFACE



Micro USB 2.0 AB Connector




Designed for TI by Mistral Solutions Pvt Ltd





Title	USB 2.0 INTERFACE
-------	-------------------


Size	Variant Name = PROC101E2 TMS64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 25 of 40






FT4232 UART




FT4232: 5V to 3.3V@500mA LDO



FT4232 LEVEL TRANSLATOR



EEPROM



Off Page Connections

SOC_MAIN_UART0_RX_3V3	SOC_MAIN_UART0_RX_3V3	29
SOC_MAIN_UART0_TX_3V3	SOC_MAIN_UART0_TX_3V3	29
SOC_MAIN_UART0_CTS_3V3	SOC_MAIN_UART0_CTS_3V3	29
SOC_MAIN_UART0_RTS_3V3	SOC_MAIN_UART0_RTS_3V3	29
MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	34
MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	34
MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	34
MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	34
SOC_MAIN_UART1_RX_3V3	SOC_MAIN_UART1_RX_3V3	29
SOC_MAIN_UART1_TX_3V3	SOC_MAIN_UART1_TX_3V3	29
SOC_MAIN_UART1_CTS_3V3	SOC_MAIN_UART1_CTS_3V3	29
SOC_MAIN_UART1_RTS_3V3	SOC_MAIN_UART1_RTS_3V3	29

Designed for TI by Mistral Solutions Pvt Ltd




Title FT4232 UART TO USB BRIDGE

Size	Variant Name = PROC101E2 TMS564GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 26 of 40

GPMC



To Boot Mode Buffer ,
HSE & MIPI Conn



AM6442ALV

GPMC TO FSI & HSE CONNECTOR


FSI CONNECTOR




TS3A27518ERTWR Truth Table

EN#	IN1	IN2	NC1/2/3 TO COM1/2/3 & COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM1/2/3 & COM1/2/3 TO NC4/5/6	NO1/2/3 TO COM1/2/3 & COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM1/2/3 & COM1/2/3 TO NO4/5/6
H	X	X	OFF	OFF	OFF	OFF
L	L	L	ON	ON	OFF	OFF
L	H	L	OFF	ON	ON	OFF
L	L	H	ON	OFF	OFF	ON
L	H	H	OFF	OFF	ON	ON


0- Ohm Res MUX between HSE Connector and TRACE Functionality
-For HSE Connector RA1, RA3, RA5, R393 & R390 Should be installed and RA2, RA4, RA6, R391 & R392 Should be DNI'd.
-For TRACE RA2, RA4, RA6, R391 & R392 Should be installed and RA1, RA3, RA5, R393 & R390 Should be DNI'd.




x4 Lane PCIe Connector



PCIe Reset



RC OR EP MODE SELECTION



Off Page Connections

PCIE_MCU_PORz	PCIE_MCU_PORz	34
GPIO_PClE_RST_OUT	GPIO_PClE_RST_OUT	33
RESETSTATz	RESETSTATz	13,14,20,33,34
SoC_I2C1_SCL	SoC_I2C1_SCL	15,19,21,29,32,33
SoC_I2C1_SDA	SoC_I2C1_SDA	15,19,21,29,32,33



Designed for TI by Mistral Solutions Pvt Ltd




Title		
PCIE INTERFACE		
Size	Rev	
C	PROC101E2 TMD864GPEVM	E2
Date:	Thursday, January 28, 2021	Sheet 30 of 40

ETHERNET PHY CLOCK BUFFER

REFERENCE INPUT SELECTION



Floating Standby pin enables the oscillator
R268 can be removed to enable the oscillator



Off Page Connections


From SoC CLKOUT0 <- CLKOUT0 29

Designed for TI by Mistral Solutions Pvt Ltd




Title ETHERNET PHY CLOCK GENERATOR		
Size	Variant Name = PROC101E2 TMD864GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 31 of 40

ETHERNET LED's



ADC CONNECTOR



Off Page Connections

SoC_I2C1_SCL		SoC_I2C1_SCL	15,19,21,29,30,33
SoC_I2C1_SDA		SoC_I2C1_SDA	15,19,21,29,30,33

Designed for TI by Mistral Solutions Pvt Ltd




Title	ETHERNET LEDs
-------	---------------


Size	Variant Name = PROC101E2 TMDS64GPEVM
C	

Date:	Thursday, January 28, 2021	Sheet	32	of	40
-------	----------------------------	-------	----	----	----


IO EXPANDER




I2C TEST HEADER



LEVEL TRANSLATOR




Off Page Connections






From Safety Connector	MCU_SAFETY_ERRORz_3V3	MCU_SAFETY_ERRORz_3V3	34
From SoC OSPI Section	DDR_VTT_EN	DDR_VTT_EN	14
To Processor	MCU_SAFETY_ERRORz_1V8	MCU_SAFETY_ERRORz_1V8	34
To VTT Reg	DDR_VTT_EN_3V3	DDR_VTT_EN_3V3	39
To SoC MMC	IO_EXP_INTn_SDIO	IO_EXP_INTn_SDIO	13

MCU_GENERAL





SAFETY CONNECTOR

LPF Designed for 25MHz Cutoff
Have to change resistor and capacitor values accordingly



pull-down resistor on PORz_OUT is provided to keep the signal low until the processor is released from reset during the power-up sequence

MCU WARM RESET



Off Page Connections



To HSE Connector	MCU_PORz	MCU_PORz	27
To Level Transistor	MCU_RESETz	MCU_RESETz	27,35
From Level Transistor	MCU_RESETSTATz	MCU_RESETSTATz	27
To Boot Mode Section	MCU SAFETY ERRORz_3V3	MCU SAFETY ERRORz_3V3	33
From ICSSG Phy162	MCU SAFETY ERRORz_1V8	MCU SAFETY ERRORz_1V8	33
To User LED	PORz_OUT	PORz_OUT	13,16,17,18,20
From Push Button Switch	PRG1_RGMII_INTn	PRG1_RGMII_INTn	16,17,18
	TEST_LED2	TEST_LED2	14
	MCU_GPIO0_8	MCU_GPIO0_8	35
	SoC_CLKIN	SoC_CLKIN	31
	MCU_UART0_TX_3V3	MCU_UART0_TX_3V3	26
	MCU_UART0_RX_3V3	MCU_UART0_RX_3V3	26
	MCU_UART0_CTS_3V3	MCU_UART0_CTS_3V3	26
	MCU_UART0_RTS_3V3	MCU_UART0_RTS_3V3	26

Designed for TI by Mistral Solutions Pvt Ltd




Title	MCU GENERAL & SAFETY CONNECTOR		
Size			
C	Variant Name = PROC101E2 TMS64GPEVM	Rev E2	
Date:	Thursday, January 28, 2021	Sheet	34 of 40






SoC POR_RST



DEBOUNCE CIRCUIT



SoC WARM_RST




Off Page Connections


To Processor	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG	37,39
	SoC_WARM_RESETz	SoC_WARM_RESETz	34
	GPIO1_43_INTn	GPIO1_43_INTn	29
	MCU_RESETz	MCU_RESETz	27,34
	MCU_GPIO0_6	MCU_GPIO0_6	34

VOLTAGE SUPERVISOR


Core Voltage Monitor (VDDAR_CORE/VDD_CORE)



5V OUTPUT MONITOR (VCC_5V0)



CORE VOLTAGE	RES TO BE PLACED
0.75V	R1 = 4.3K
0.80V	R2 = 5.23K
0.85V	R2 = 6.34K




Designed for TI by Mistral Solutions Pvt Ltd




Title DEBOUNCE CIRCUIT & VOLTAGE SUPERVISOR

Size	Variant Name = PROC101E2 TMS54GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 35 of 40


MAIN INPUT 12V DC



POWER INDICATION LED's



Ground test points



The diagram shows a red line representing the VMAIN bus. A vertical red line descends from the VMAIN label. At the bottom, a horizontal red line connects to a blue circle labeled TP81. From the TP81 terminal, a blue line extends to the right, labeled THRU HOLE.

Off Page Connections

VCC_CORE_PG	VCC_CORE_PG	37,38
VDD_0V85_PG	VDD_0V85_PG	38
VCC1V2_PG	VCC1V2_PG	38
VCC1V1_PG	VCC1V1_PG	39
VDD1V8_PG	VDD1V8_PG	38
VCC2V5_PG	VCC2V5_PG	39


Designed for TI by Mistral Solutions Pvt Ltd




Title	MAIN 12V POWERSUPPLY
-------	----------------------

Size	Variant Name = PROC101E2 TMS64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 36 of 40

VCC3V3_SYS & VCC_5V0 POWER SUPPLY



PREREG 3.3V, 3.0AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd




Title	DUAL & PREREG REGULATOR
-------	-------------------------


Size	Variant Name = PROC101E2 TMS64GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 37 of 40

SoC POWER SUPPLY


1.8V IO, 3.0AMPS SUPPLY




1.2V, 2.0AMPS SUPPLY



1.8V VPP, 0.15AMPS SUPPLY




1.8V Analog , 1AMPS SUPPLY





Off Page Connections

36,37	VCC_CORE_PG	VCC_CORE_PG
36	VDD_0V85_PG	VDD_0V85_PG
36	VCC1V2_PG	VCC1V2_PG
36	VDD1V8_PG	VDD1V8_PG
36	VPP_LDO_EN	VPP_LDO_EN
33	VPP_LDO_EN	VPP_LDO_EN
35,37,39	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG
37,39	VCC3V3_SYS_PG	VCC3V3_SYS_PG

0.75 / 0.8 /0.85V, 3.0AMPS SUPPLY



0.85 V, 1.5AMPS SUPPLY



Designed for TI by Mistral Solutions Pvt Ltd




Title SoC POWER SUPPLY


Size	Variant Name = PROCC101E2 TMD584GPEVM	Rev
C		E2
Date:	Thursday, January 28, 2021	Sheet 38 of 40

PERIPHERAL POWER SUPPLY


TEST AUTOMATION BOARD POWER




2.5V, 2.0AMPS SUPPLY




2.5V, .5 AMPS SUPPLY




VTT SUPPLY FOR DDR4




1.1V ETHERNET PHY POWER SUPPLY



1.0V ETHERNET PHY POWER SUPPLY



2.8V , 0.15AMPS SUPPLY



Off Page Connections

33	DDR_VTT_EN_3V3	DDR_VTT_EN_3V3
36	VCC2V5_PG	VCC2V5_PG
36	VCC1V1_PG	VCC1V1_PG
37,38	VCC3V3_SYS_PG	VCC3V3_SYS_PG
38,37	VIN_MON_PORz_3V3_PG	VIN_MON_PORz_3V3_PG

Designed for TI by Mistral Solutions Pvt Ltd



Title PERIPHERAL POWER SUPPLY

Size Variant Name = PROC101E2 TMD584GPEVM


Date: Thursday, January 28, 2021 Sheet 39 of 40

HARDWARE SCHEMATICS


ASSEMBLY NOTES

- 1. All MSL components should be baked as per JEDEC standard.
- 2. PCB should be baked at 120 degree for 8 hours.
- 3. Board assembly must comply with workmanship standards. IPC-A-610 Class 2, unless otherwise specified.
- 4. These assemblies are ESD sensitive, ESD precautions shall be observed.
- 5. These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.
- 6. Provide serial numbers to the assembled boards for identification.
- 7. The assembled board are wrapped in ESD Covers(individual) and packed securely before shipment.


STANDOFFS




SCREWS



JUMPERS




WASHER's



FIDUCIALS



RUBBER FEET



TI EVM FLYERS



AM64x Socket



BARE PCB



Assembled PCB

LABELS

ORDERABLE PART NO

Board Serial No.



Assembly Revision



Orderable part number

Variant	Label Text
001	TMDS64GPEVM

LOGOs



Designed for TI by Mistral Solutions Pvt Ltd



Title		HARDWARE SCHEMATICS	
Size	Variant Name = PROC101E2 TMDS64GPEVM	Rev	E2
Date:	Thursday, January 28, 2021	Sheet	40 of 40